I. INTRODUCTION
P-type silicon solar cells are still the workhorse for industrial crystalline silicon solar cell manufacturing. However, as the silicon PV industry moves to introduce advanced high-efficiency solar cell concepts, the quality of the base material is becoming more and more important [1] . The high oxygen content in the standard p-type Czochralski (Cz) silicon reacts with the boron dopant under illumination and degrades the cell performance, a process known as lightinduced degradation (LID) [2, 3] . N-type wafers do not suffer from LID, and also feature a higher tolerance to common metal impurities such as Fe, resulting in higher minority carrier diffusion lengths compared to p-type counterparts [2, 4] . N-type wafers therefore have a better material quality, even if made by the Cz method, which allows the full potential of high-efficiency cell designs to be realized.
Starting from common designs that have a dopant diffusion of opposite polarity on each of the two surfaces of the wafer, the next step towards higher efficiency is to passivate not only the front but also the back surface, which commonly requires the localized, or partial formation of the rear metal contact [5] .
A key feature in the high efficiency front-junction cell is the passivation of the boron-diffused front surface, which has historically been a major challenge in the PV industry, but has recently become more feasible by using the negatively charged dielectric aluminum oxide (Al 2 O 3 ). This dielectric layer has been proven to provide excellent surface passivation of p + -diffused surfaces [6] , even after a typical firing process [7] [8] [9] . While initial work was mostly based on atomic layer deposition (ALD) [10, 11] , deposition of such highlypassivating films has since been demonstrated via several high-throughput techniques, including spatial ALD, plasmaenhanced chemical vapour deposition (PECVD), atmospheric pressure chemical vapour deposition (APCVD), and reactive sputtering.
Another feature in this architecture is the application of a dielectric layer on the fully phosphorus-diffused rear side, allowing both an improvement in rear side reflectance, as well as improved rear side passivation. An obvious choice for this film is PECVD silicon nitride (SiN x ), which has been demonstrated to provide good passivation of n + -diffused surfaces [12, 13] .
In this contribution the applicability of APCVD Al 2 O 3 / PECVD SiN x stacks for passivation of front p + -diffused surfaces, and PECVD SiN x for rear n + -diffused surfaces are investigated. The deposition of Al 2 O 3 by APCVD is of great interest because of its relative simplicity and high throughput compared to other deposition techniques [14] . The effects of (i) silicon base resistivity, and (ii) rear contact geometry, on solar cell performance are studied, both experimentally on small area cells, and via modelling. Initial results on largearea cells fabricated at Trina Solar are also reported. Fig. 1 depicts the n-type solar cell structure with two homogeneous full-area diffusions and a partial rear contact. Reports on the passivation of textured p + -diffused by deposited dielectrics are relatively rare in the literature. Using Al 2 O 3 /SiNx dielectric stacks deposited in an industrial inline PECVD, Duttagupta et al. [15] obtained relatively low saturation current densities (J 0p+ ) on boron diffused textured surfaces with sheet resistance ranging from Note that the required thermal activation of the Al was performed in a standard industrial fast making the developed passivation stack industrially viable. Upon passivation with the PECVD a Kessler et al. [16] attained comparable passivation boron diffused textured surfaces with sheet resistance ranging from 60 to 550 Ω/ . They also demonstrated the passivation stack was thermally stable up to 600 60 minutes. Furthermore, we also note that measured on a 550 Ω/ boron-diffused textur 3.5 fA/cm 2 . The front textured p + surface featured in our cells has a sheet resistance of 110 Ω/ and is passivated by APCVD Al 2 O 3 / PECVD SiN x stack, possessing a 25 fA/cm 2 , which is comparable to the state of the art passivation quality.
II. CELL STRUCTURE
Several previous works studied the passivation of planar surfaces, with the best surface passivation obtained by Kerr et al. [12] using aluminum annealed (alnealed) thermal SiO 2 . Recently, we have developed a unique PECVD SiN that is lowly-absorbing and highly-passivating evident in Fig. 2 [12] and Wan et al. [13] are included for references.
B. Effect of wafer resistivity
An often-mentioned challenge for the industrial development of n-type cells arises from the larger segregation coefficient of phosphorus in the Cz crystal growth process [17] . While boron-doped crystals typically have a resistivity spread of a factor of 2-3, the spread for approximately a factor of 6-10. To avoid any negative impact of this variation on cell performance it is necessary to ensure that the device design is able to cope with a significant spread in wafer resistivity. Fig. 3 presents the cell parameters as a function of base resistivity that ranges from 3 Ω·cm to 10 2×2 cm 2 cells fabricated at the ANU. Among a total of 57 cells measured (i.e., 20 cells with 3 5 Ω·cm and 18 cells with 10 Ω·cm), 27 of these cells had efficiencies above 21% and only 1 cell was below 20% (i.e., 19.96%). [16] , are included for references. mentioned challenge for the industrial arises from the larger segregation coefficient of phosphorus in the Cz crystal growth process doped crystals typically have a resistivity 3, the spread for n-type crystals is To avoid any negative impact ariation on cell performance it is necessary to ensure that the device design is able to cope with a significant spread The results clearly show that V OC is highest for 3 Ω·cm wafers; this is consistent with the fact that device voltage is directly related the product of electron and hole concentrations pn, with a lower resistivity helping via a higher majority carrier concentration. J SC is highest for 10 Ω·cm, as expected due to greater carrier diffusion length. FF is higher for lower resistivity, indicating that the same reasons that lead to a higher V OC also apply to V mp , and possibly due also to some impact of lateral resistive losses in the base. The resulting efficiency is highest for 3 Ω·cm, revealing that the benefits in V OC and FF outweigh the small loss in J SC . Given the fact that both V OC and FF should be better in even lower resistivity material, it is quite likely that wafers with resistivity < 3 Ω·cm can in fact give better cell performance using this cell structure, provided there is not a large reduction in bulk lifetime. The highest V OC obtained in this work, 664 mV, demonstrates excellent passivation of both front p + and rear n + surfaces, even if there is further room for improvement.
Above those small differences, the clear conclusion is that this cell process has a good tolerance to resistivity variations, with average cell efficiencies close to 21% for resistivity between 3 and 10 Ω·cm, and probably also for even lower resistivity. Substrates with lower resistivity are also being investigated and the results will be reported at the conference.
Finally, with an adaption of the process developed at the ANU, large-area cells (i.e., 12.5×12.5 cm 2 ) were fabricated at Trina Solar on n-type Cz substrates with a resistivity of 2.5 Ω·cm. As presented in Table I , a champion cell with an inhouse measured efficiency of 20.5% was obtained, demonstrating a high potential in commercializing the cell design and process presented in this work.
C. Modeling of rear contact geometry for further improvement
The effect of the rear contact geometry on cell performance is simulated using the device simulator Quokka [18] .
The results depicted in Fig. 4 show that the achievable efficiency is strongly dependent on the sheet resistance and recombination current density of the rear side diffusion, indicating that quite a light diffusion is necessary for >22% across all resistivities. On the other hand, a small compromise in efficiency, down to 21.8%, makes the design more robust, and weakly dependent on the separation between the point contacts. 
IV. CONCLUSION
Progress in the development of high efficiency front-junction n-type solar cells following simple processes compatible with industrial fabrication is presented. Champion cells with an efficiency of 21.6% for small area (i.e., 2×2 cm 2 ) and of 20.3% for large area (i.e., 12.5×12.5 cm 2 ) were demonstrated. The highest V OC of 664 mV demonstrated very good passivation of both the front and rear surfaces. The cell design and process have demonstrated a good tolerance to resistivity variations, with average cell efficiencies close to 21% for resistivity between 3 and 10 Ω·cm, and probably also for even lower resistivity. Finally, simulations revealed the potential for further improvements in cell efficiency through further optimised rear side contact geometry and passivation quality. 978-1-4799-4398-2/14/$31.00 ©2014 IEEE
